

UTILITY PATENT APPLICATION TRANSMITTAL UNDER 37 C.F.R. §1.53(b)

ASSISTANT COMMISSIONER FOR PATENTS
Box PATENT APPLICATION **891 U.S. PTO**
Washington D.C. 20231

Case Docket No.: K-229

Sir:

Transmitted herewith for filing is the **10/26/00** application of

INVENTOR OR APPLICATION IDENTIFIER: Jin Young KIM and Seong Ho KANG

FOR: STRUCTURE AND DRIVING METHOD OF PLASMA DISPLAY PANEL

Enclosed are:

- | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|
| 1. <input checked="" type="checkbox"/> <u>19</u> pages of specification, claims, abstract | 7. <input checked="" type="checkbox"/> Assignment Papers for <u>LG Electronics Inc.</u>
(cover sheet, assignment & assignment fee). |
| 2. <input checked="" type="checkbox"/> <u>9</u> sheets of FORMAL drawing. | 8. <input checked="" type="checkbox"/> Certified copy of <u>Korean Patent Application No. 47167/1999</u> filed October 28, 1999. |
| 3. <input checked="" type="checkbox"/> <u>2</u> pages of newly executed Declaration & Power of Attorney (original). | 9. <input checked="" type="checkbox"/> Two (2) return postcards. |
| 4. <input checked="" type="checkbox"/> Priority Claimed to Korean Appln. No. 47167/1999, whose entire disclosure is incorporated herein by reference. | <input checked="" type="checkbox"/> Stamp & Return with Courier. |
| 5. <input type="checkbox"/> Small Entity Statement. | <input checked="" type="checkbox"/> Prepaid Postcard-Stamped Filing Date & Returned with Unofficial Serial Number. |
| 6. <input type="checkbox"/> Information Disclosure Statement, Form PTO-1449 and reference. | |
| 10. <input checked="" type="checkbox"/> Authorization under 37 C.F.R. §1.136(a)(3). | |
| 11. <input type="checkbox"/> Other: | |

CLAIMS AS FILED					
For	No. Filed		No. Extra	Rate	Fee
Total Claims	14	- 20	0	X \$18.00	\$0.00
Indep. Claims	2	- 3	0	X \$80.00	\$0.00
Multiple Dependent Claims (If applicable)				X \$270.00	\$0.00
BASIC FEE					\$710.00
TOTAL FILING FEE					\$710.00

- ☐ This is a Continuation-in-part (CIP) of prior application No: _____ filed _____. Incorporation By Reference-The entire disclosure of the prior application is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
- ☐ Amend the specification by inserting before the first line the sentence:
-This application is a continuation-in-part of Application Serial No. _____ filed _____.--
- ☒ A check in the amount of \$710.00 (Check #9640) is attached.
- ☐ Please charge my Deposit Account No. 16-0607 in the amount of \$_. A duplicate copy of this sheet is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 16-0607. A duplicate copy is enclosed.
- ☒ Any additional filing fees required under 37 C.F.R. 1.16.
- ☒ The Commissioner is hereby authorized to charge payment of following fees during the pendency of this application or credit any overpayment to Deposit Account No. 16-0607. A duplicate copy of this sheet is enclosed.
- ☒ Any patent application processing fees under 37 C.F.R. 1.17.
- ☒ Any filing fees under 37 C.F.R. 1.16 for presentation of extra claims.

FLESHNER & KIM, LLP

Carl R. Wesolowski

Daniel Y.J. Kim
Registration No. 36,186
Carl R. Wesolowski
Registration No. 40,372

Correspondence Address Below:
P.O. Box 221200
Chantilly, VA 20153-1200
(703) 502-9440 DYK/kam
Date: October 26, 2000

10/26/00
891 U.S. PTO
09/695976

10/26/00

STRUCTURE AND DRIVING METHOD OF PLASMA DISPLAY PANEL

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a plasma display panel, and
5 more particularly to a structure and driving method of a plasma display panel.

Discussion of the Related Art

Generally, a plasma display panel has higher definition than
10 a cathode ray tube (CRT), various sized screens, and a thin thickness. In this respect, the plasma display panel has lately attracted considerable attention as the most practical next generation display of flat panel displays. Also, since the plasma display panel has a weight of 1/3 of a CRT having the same sized
15 screen, a large sized panel of 40inch to 60inch can thinly be fabricated at a thickness of 10cm or below.

The CRT and a liquid crystal display device are limited by their sizes when digital data and full motion are displayed at the same time. However, the plasma display panel does not have
20 such a problem. Furthermore, the CRT may be affected by magnetic force. However, the plasma display panel is not susceptible to magnetic force, thereby providing stable images to viewers. Moreover, since each pixel of the plasma display panel is digitally controlled, image distortion of corners on a screen

does not occur. Thus, the plasma display panel can provide higher picture quality than the CRT.

The plasma display panel includes two glass substrates coated with electrodes, and a gas sealed between the glass substrates. The electrodes formed in the glass substrates oppose each other in vertical direction, and pixels are formed in crossing portions of the electrodes.

A related art plasma display panel of three-electrode area discharge type will be described with reference to the accompanying drawings.

As shown in Fig. 1a, the related art plasma display panel of three-electrode area discharge type includes an upper substrate 10 and a lower substrate 20 which face each other. Fig. 1b shows a sectional structure of the plasma display panel shown in Fig. 2, in which the lower substrate 20 is rotated by 90°.

The upper substrate 10 includes scan electrodes 16 and 16', sustain electrodes 17 and 17', a dielectric layer 11, and a protection layer 12. The scan electrodes 16 and 16' are formed in parallel to the sustain electrodes 17 and 17'. The dielectric layer 11 is deposited on the scan electrodes 16 and 16' and the sustain electrodes 17 and 17'.

The lower substrate 20 includes an address electrode 22, a dielectric film 21 formed on an entire surface of the substrate including the address electrode 22, an isolation wall 23 formed on the dielectric film 21 between the address electrodes, and a

phosphor 24 formed on surfaces of the isolation wall 23 in each discharge cell and of the dielectric film 21. Inert gases such as He and Xe are mixed in a space between the upper substrate 10 and the lower substrate 20 at a pressure of 400 to 600 Torr. The space forms a discharge area.

The scan electrodes 16 and 16' and the sustain electrodes 17 and 17' are of transparent electrodes and bus electrodes of metals so as to increase optical transitivity of each discharge cell, as shown in Figs. 2a and 2b. That is to say, the electrodes 16 and 17 are of transparent electrodes while the electrodes 16' and 17' are of bus electrodes.

Fig. 2a is a plane view of the sustain electrodes 17 and 17' and the scan electrodes 16 and 16', and Fig. 2b is a sectional view of the sustain electrodes 17 and 17' and the scan electrodes 16 and 16'.

A discharge voltage from an externally provided driving integrated circuit(IC) is applied to the bus electrodes 16' and 17'. The discharge voltage applied to the bus electrodes 16' and 17' is applied to the transparent electrodes 16 and 17 to generate discharge between the adjacent transparent electrodes 16 and 17. The transparent electrodes 16 and 17 have an overall width of about $300\mu\text{m}$ and are made of indium oxide or tin oxide. The bus electrodes 16' and 17' are formed of a three-layered thin film of Cr-Cu-Cr. At this time, the bus electrodes 16' and 17' have a line width of $1/3$ of a line width of the transparent

electrodes 16 and 17.

Fig. 3 is a wiring diagram of scan electrodes (S_{m-1} , S_m , S_{m+1} , ..., S_{n-1} , S_n , S_{n+1}) and sustain electrodes (C_{m-1} , C_m , C_{m+1} , ..., C_{n-1} , C_n , C_{n+1}) arranged on the upper substrate. In Fig. 3, the scan electrodes are insulated from one another while the sustain electrodes are connected in parallel. Particularly, a block indicated by a dotted line in Fig. 3 shows an active area where an image is displayed and the other blocks show inactive areas where an image is not displayed. The scan electrodes arranged in the inactive areas are generally called dummy electrodes 26. The number of the dummy electrodes 26 are not specially limited.

The operation of the aforementioned AC type plasma display panel of three-electrode area discharge type will be described with reference to Figs. 4a to 4d.

If a driving voltage is applied between the address electrodes and the scan electrodes, opposite discharge occurs between the address electrodes and the scan electrodes as shown in Fig. 4a. The inert gas injected into the discharge cell is instantaneously excited by the opposite discharge. If the inert gas is again transited to the ground state, ions are generated. The generated ions or some electrons of quasi-excited state come into collision with a surface of the protection layer as shown in Fig. 4b. The collision of the electrons secondarily discharges electrons from the surface of the protection layer. The secondarily discharged electrons come into collision with a

plasma gas to diffuse the discharge. If the opposite discharge between the address electrodes and the scan electrodes ends, wall charges having opposite polarities occur on the surface of the protection layer on the respective address electrodes and the scan electrodes, as shown in Fig. 4c.

If the discharge voltages having opposite polarities are continuously applied to the scan electrodes and the sustain electrodes and at the same time the driving voltage applied to the address electrodes is cut off, area discharge occurs in a discharge area on the surfaces of the dielectric layer and the protection layer due to potential difference between the scan electrodes and the sustain electrodes as shown in Fig. 4d. The electrons in the discharge cell come into collision with the inert gas in the discharge cell due to the opposite discharge and the area discharge. As a result, the inert gas in the discharge cell is excited and ultraviolet rays having a wavelength of 147nm occur in the discharge cell. The ultraviolet rays come into collision with the phosphors surrounding the address electrodes and the isolation wall so that the phosphors are excited. The excited phosphors generate visible light rays, and the visible light rays display an image on a screen.

One pixel includes a discharge cell having a red phosphor, a discharge cell having a green phosphor, and a discharge cell having a blue phosphor. Contrast of an image displayed in the plasma display panel is controlled by the number of times of

discharge in each discharge cell.

In the plasma display panel, priming effect is used to generate discharge in each discharge cell. In this case, priming particles, such as free electrons, ions, and quasi-stable atoms, are required. If electric field is sufficiently applied to the electrons, movement of the electrons is accelerated. When the electrons accelerated at a constant speed or greater come into collision with gas atoms or quasi-stable gas atoms, the gas atoms or the quasi-stable gas atoms can be ionized. Then, there are separated electrons and ions. The separated electrons are accelerated again by the electric field.

The sufficiently accelerated electrons come into collision with other gas atoms. In this case, another ionization may occur.

The ions are accelerated in opposition direction to the electrons. When the ions come into collision with a protection layer of MgO at a cathode, secondary electrons are discharged. The secondary electrons are accelerated by the electric field and come into collision with other gas atoms. In this case, the number of the electrically separated electrons gradually increases. If the number of the secondary electrons generated by collision of ions with the protection layer increases, the number of the gas atoms to be ionized increases. As a result, flow of the electrons or ions rapidly increases. This is called discharge.

At this time, it takes about several hundreds of ns or

several μs to reach discharge after applying the electric field. This is called a discharge lag. The discharge lag includes a statistic time lag and a formative time lag. The formative time lag is caused by some factors such as kinds and pressure of gas, a structure of a cell, and discharge coefficient of the secondary electrons of the protection layer. The discharge lag is concerned in a width of a pulse for driving of the plasma display panel.

The formative time lag is generally within the range of several hundreds of ns while the statistic time lag is within the range of several hundreds of ns to several μs . If the priming particles exist at a sufficient concentration, the statistic time lag is set within several hundreds of ns. However, if the priming particles do not exist at a sufficient concentration, delay may occur for $3\mu s$ to $4\mu s$. The most priming particles exist directly after discharge. The number of the priming particles is reduced as they are diffused to the discharge space, recombined, excited, and transited to the ground state.

The concentration of the priming particles from the time when discharge occurs to $30\mu s$ does not affect the statistic time lag of the next discharge. However, the concentration of the priming particles after $30\mu s$ has elapsed affects the statistic time lag of the next discharge.

For address discharge, if pulses are applied to the scan electrodes and the address electrodes, the discharge is completed within a desired time (generally, $3\mu s$) where the priming particles

exist sufficiently. Thus, wall charges occur sufficiently. However, in the related art plasma display panel, it is likely that the priming particles do not exist sufficiently and thus the discharge is not completed within a desired time. In this case, address discharge may not occur in the discharge cell. This is called addressing failure or mis writing.

As described above, the related art plasma display panel has several problems.

Discharge lag is not constant due to deficiency of the priming particles for use in the priming effect. This could lead to address failure. Accordingly, to sufficiently generate wall charges, it is necessary to widen the width of the scan pulse applied to the scan electrodes at a constant level or greater. In this case, a problem arises in that a sustain time period is reduced if resolution becomes higher.

SUMMARY OF THE INVENTION

Accordingly, the present invention is directed to a structure and driving method of a plasma display panel that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.

An object of the present invention is to provide a structure and driving method of a plasma display panel in which an amount of priming particles within a discharge cell increases to reduce discharge lag of address discharge, thereby reducing a width of

an address pulse and fabricating a plasma display panel of high resolution.

Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the scheme particularly pointed out in the written description and claims hereof as well as the appended drawings.

To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, a plasma display panel according to the present invention includes a plurality of sustain electrode pairs successively formed on an upper electrode, a plurality of common electrodes formed one by one between a pair of the sustain electrodes, and a dielectric layer formed on the substrate to deposit the sustain electrodes and the common electrodes.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described in detail with reference to the following drawings in which like reference numerals refer to

like elements wherein;

Figs. 1a and 1b are a sectional view and a plane view showing a structure of a general plasma display panel;

5 Figs. 2a and 2b are plane views showing scan electrodes and sustain electrodes of the plasma display panel;

Fig. 3 is a plane view showing wiring of the scan electrodes and sustain electrodes of the plasma display panel;

Figs. 4a to 4d are sectional views showing discharge principles of the plasma display panel;

0 Fig. 5 is a sectional view showing a plasma display panel according to the present invention;

Figs. 6a and 6b are plane views showing a structure of electrodes and their connection state of the plasma display panel according to the present invention; and

5 Fig. 7 is a waveform showing a voltage pulse applied to the plasma display panel according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are
0 illustrated in the accompanying drawings.

As shown in Fig. 5, a plasma display panel of the present invention includes a plurality of sustain electrodes, and a plurality of common electrodes formed between the respective sustain electrodes. A dielectric layer 800 is formed on an entire

surface of an upper substrate 100 to deposit the sustain electrodes and the common electrodes 1100 and 1100'. The dielectric layer 800 is deposited within the range of $10\mu s$ to $45\mu s$. A protection layer 900 of MgO is formed on the dielectric layer 800.

As shown in Fig. 6a, the sustain electrodes include sustain electrodes 600 and 700 to which sustain discharge voltages are applied, and scan electrodes 600' and 700' to which the sustain discharge voltages and scan pulses are applied. The sustain electrodes 600 and 700 and the scan electrodes 600' and 700' are formed of discharge electrodes 600 and 600' of transparent electrodes and bus electrodes 700 and 700' of metal electrodes. A driving voltage is applied from an external driving circuit(not shown) to the sustain electrodes 600 and 700 and the scan electrodes 600' and 700' through the bus electrode having low resistance. At this time, voltage difference occurs between discharge electrodes of a pair of different sustain electrodes adjacent to each other due to the driving voltage applied through the bus electrode. The voltage difference causes plasma discharge within the discharge cell.

Common electrodes 1100 and 1100' are formed one by one between a pair of the sustain electrodes. That is, the respective common electrodes 1100 and 1100' are formed to divide the sustain electrodes in pairs. Each of the common electrodes 1100 and 1100' is formed of a three-layered metal thin film of Cr, Cu, and Cr

sequentially deposited on the upper substrate 100. Alternatively, each of the common electrodes 1100 and 1100' may be formed of a single layer of Ag. Address electrodes 300 are formed to cross the sustain electrodes and the common electrodes.

5 At this time, as shown in Fig. 6b, the common electrodes 1100 and 1100' are commonly connected to a common node in an outer region of the upper substrate 100. The same common pulse is applied to the common electrodes 1100 and 1100' through the external driving circuit.

10 Weak discharge may occur due to the common electrodes. To prevent picture quality of the plasma display panel from being affected by the weak discharge, black matrixes 1000 and 1000' may be formed between the upper substrate 100 and the common electrodes 1000 and 1000'. The black matrixes 1000 and 1000' may
15 be formed on a rear surface of the upper substrate 100 on which the electrodes are formed.

The operation of the plasma display panel according to the present invention will be described below.

Fig. 7 is a waveform showing a voltage pulse applied to the
20 common electrodes 1100 and 1100' and the sustain electrodes of the plasma display panel according to the present invention.

A common pulse which periodically repeats high level and low level is applied to the common electrodes 1100 and 1100'. The high level potential of the common pulse is lower than a
25 discharge start voltage of the plasma display panel. Preferably,

the high level potential of the common pulse is about 270V or below. Also, the width of the common pulse, particularly, a high level section in one period is preferably set within the range of 1 μ s or below.

5 After the high level section of the common pulse ends, a scan pulse is applied to the scan electrode of a pair of the sustain electrodes with some delay time. At the same time, an address pulse is applied to the address electrode when the scan pulse is applied to the scan electrode. At this time, the maximum
10 potential difference between the scan pulse and the address pulse is greater than the discharge start voltage of the plasma display panel. Preferably, the maximum potential difference is set at about 280V or greater.

Furthermore, the delay time is preferably 500ns or below,
15 Namely, the time difference between the time when the high level of the common pulse is turned off and the time when the scan pulse is turned on, or the time difference between the time when the high level of the common pulse is turned off and the time when the address pulse is turned on is set at 500ns or below.

20 At this time, the on-state of the scan pulse may be high level or low level. That is, the scan pulse or the address pulse is preferably set to have the maximum potential difference between them during on period regardless of their level state.

The discharge principles of the plasma display panel
25 operated as above will now be described.

00595975-102500
If the common pulse is applied to the common electrodes 1100 and 1100', discharge does not occur within the discharge cell but strong electric field is formed by a voltage of the common pulse. The strong electric field forms priming particles within
5 the discharge cell so as to improve discharge conditions within the discharge cell.

Afterwards, the address pulse and the scan pulse are applied to the respective electrodes with a predetermined delay time so that address discharge occurs within the discharge cell. At this
10 time, the delay time is preferably set within the range that the priming particles generated by the common pulse are not erased. The delay time is preferably set at about 500ns.

As aforementioned, the plasma display panel according to the present invention has the following advantages.

15 Since the discharge conditions within the discharge cell can be improved by the common pulse, discharge lag less occurs than the related art plasma display panel. Accordingly, the width of the sustain pulse for sustain discharge is more reduced than the related art. This could lead to fabrication of a plasma display
20 panel having higher resolution than the related art. Moreover, since the sustain period which sustains light-emission during driving operation can be increased, higher luminance can be achieved.

The foregoing embodiments are merely exemplary and are not
25 to be construed as limiting the present invention. The present

teachings can be readily applied to other types of apparatuses. The description of the present invention is intended to be illustrative, and not to limit the scope of the claims. Many alternatives, modifications, and variations will be apparent to
5 those skilled in the art.

009207 926960

What is claimed is:

1. A plasma display panel comprising:
a plurality of sustain electrode pairs successively formed
on an upper electrode;

5 a plurality of common electrodes formed one by one between
a pair of the sustain electrodes; and

a dielectric layer formed on the substrate to deposit the
sustain electrodes and the common electrodes.

2. The plasma display panel of claim 1, wherein the common
10 electrodes are commonly connected to a common node.

3. The plasma display panel of claim 1, wherein the common
electrodes are formed of a three-layered structure of Cr, Cu, and
Cr sequentially deposited on the substrate.

4. The plasma display panel of claim 1, wherein the common
15 electrodes are formed of Ag.

5. The plasma display panel of claim 1, wherein the
dielectric layer has a thickness of $10\mu\text{m}$ to $30\mu\text{m}$.

6. The plasma display panel of claim 1, further comprising
black matrixes formed between the substrate and the common

electrodes.

7. A method for driving a plasma display panel which includes a plurality of sustain electrode pairs successively formed on a substrate, a plurality of common electrodes between
5 a pair of the sustain electrodes, and a plurality of address electrodes formed to cross the sustain electrodes, the method comprising the steps of:

applying a common pulse, which is periodically turned on/off, to the common electrodes;

10 applying a scan pulse to one of a pair of the sustain electrodes; and

applying an address pulse to the address electrodes when the scan pulse is applied to the one sustain electrode.

8. The method of claim 7, wherein the potential difference
15 between on/off-periods of the common pulse is lower than a discharge start voltage of the plasma display panel.

9. The method of claim 8, wherein the potential difference is 270V or below.

10. The method of claim 7, wherein a width of the common
0 pulse in the on-period is $1\mu\text{s}$ or below.

11. The method of claim 7, wherein the maximum potential difference between the scan pulse and the address pulse is more than the discharge start voltage of the plasma display panel.

12. The method of claim 7, wherein the maximum potential
5 difference between the scan pulse and the address pulse is more than 280V.

13. The method of claim 7, wherein the time difference between the time when the common pulse is turned off and the time when the scan pulse is turned on is 500ns or below.

14. The method of claim 7, wherein the time difference
.0 between the time when the common pulse is turned off and the time when the address pulse is turned on is 500ns or below.

ABSTRACT OF THE DISCLOSURE

A structure and driving method of a plasma display panel is provided, in which an amount of priming particles within a discharge cell increases to reduce discharge lag of address discharge. The structure of the plasma display panel includes a plurality of sustain electrode pairs successively formed on an upper electrode, a plurality of common electrodes formed one by one between a pair of the sustain electrodes, and a dielectric layer formed on the substrate to deposit the sustain electrodes and the common electrodes. The method for driving the plasma display panel includes the steps of applying a common pulse, which is periodically turned on/off, to the common electrodes, applying a scan pulse to one of a pair of the sustain electrodes, and applying an address pulse to the address electrodes when the scan pulse is applied to the one sustain electrode. Thus, since discharge conditions within the discharge cell can be improved, discharge lag less occurs than the related art plasma display panel.

FIG.1A




FIG.1B




FIG.2A




FIG.2B




FIG. 3




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 6A




FIG. 6B





FIG. 7



Docket No.:

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter claimed and for which a patent is sought on the invention entitled STRUCTURE AND DRIVING METHOD OF PLASMA DISPLAY PANEL the specification of which

[X] is attached hereto [] was filed on _____ as Application Serial No. _____ and was amended on _____ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is known to me to be material to patentability in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365 (b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s):

Number

Country

Foreign Filing Date

Month/Day/Year

1999 / 47167

Korea

October / 28 / 1999

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s):

Filing Date (Month/Day/Year)

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

Prior U. S. Application
or PCT Parent Number

Filing Date (Month/Day/Year)

Parent Patent Number (if applicable)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) and/or agent(s): Daniel YJ, Kim, Registration No. 36,186 and Mark L. Fleshner, Registration No. 34,596; Carl R. Wesolowski, Registration No. 40,372; John C. Eisenhart, Registration No. 38,128; Rene A. Vazquez, Registration No. 38,647; Michael J. Cornelison, Registration No. 40,395; and Stuart I. Smith, Registration No. 42,159; and Carol L. Druzbeck, Registration No. 40,287, all of

FLESHNER & KIM
P. O. Box 221200
Chantilly, Virginia 20153-1200

with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and all future correspondence should be addressed to them.

Full name of sole or first inventor: Jin Young KIM

Inventor's signature:

Jin-Young KIM

Date: 2000. 10. 20

Residence: Taegu-shi, Korea

Citizenship: Republic of Korea

Post Office Address: Chungri APT., 38-106, 26-1, Chungri-dong, So-gu,
Taegu-shi, Korea

Full name of joint inventor(s): Seong Ho KANG

Inventor's signature:

Kang Seong-Ho

Date: 2000. 10. 20

Residence: Taegu-shi, Korea

Citizenship: Republic of Korea

Post Office Address: Woobang 3cha 105-903, 442, Taejon-dong, Puk-gu,
Taegu-shi, Korea

Full name of joint inventor(s):

Inventor's signature:

Date:

Residence:

Citizenship:

Post Office Address:

Full name of joint inventor(s):

Inventor's signature:

Date:

Residence:

Citizenship:

Post Office Address:

005201-92650500